The GDDR2 Controller IIP Core is full-featured, easy-to-use, synthesizable design that is easily integrated into any SoC or FPGA development. The GDDR2 Controller IIP can be implemented in any technology.
The GDDR2 Controller IIP core supports the protocol standard GDDR2 specification and is compatible with DFI-version 4.0 or 5.0 specification compliant. GDDR2 controller IIP also supports a variety of host bus interfaces for easy adoption into any design architecture - AHB, AHB-Lite, APB, AXI, AXI-Lite, Tilelink, OCP, VCI, Avalon, PLB, Wishbone or custom buses.
The GDDR2 Controller IIP is delivered in Verilog RTL that GDDR2 be implemented in an ASIC or FPGA. The GDDR2 Controller IIP is validated in using FPGA. The core includes RTL code, test scripts and a test environment for complete simulation.